finga/clock_generator
1
0
Fork 0
Code Issues Pull requests Projects Releases Wiki Activity

fw-rust: Improve readability
All checks were successful
ci/woodpecker/push/woodpecker Pipeline was successful
Details

Browse source
This commit is contained in:
finga 2022-04-02 18:49:04 +02:00
parent 791a0a0245
commit 9b7bfb0562
1 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
firmware/rust/src/lcd.rs
View file

@ -151,7 +151,7 @@ impl Lcd {
assert!(digits <= 3);
let mut delay = Delay::<DefaultClock>::new();
let mut array = [0usize; 3];
let mut array = [0_usize; 3];
for (i, item) in array.iter_mut().enumerate() {
*item = (((data / 10_u8.pow(i.try_into().unwrap())) % 10) + 2).into();
}