A clock generator (Si5351) controlled by an ATmega328p.
Go to file
finga 0b96fa3e2c docs: Update to latest firmware changes [CI SKIP]
As the C firmware was removed update the readme to reflect those
2023-06-09 09:38:05 +02:00
board board: Add vias and raise KiCAD version 2022-04-19 15:39:07 +02:00
firmware firmware: Streamline writing to display 2023-06-09 09:32:04 +02:00
knob knob: Improve haptic of knob 2022-04-16 02:36:44 +02:00
.gitignore firmware: Remove the c attempt of the firmware 2023-06-07 22:17:01 +02:00
.woodpecker.yml ci: Use `cargo-checkmate` for CI checks 2023-06-07 22:18:49 +02:00
README.md docs: Update to latest firmware changes [CI SKIP] 2023-06-09 09:38:05 +02:00


Clock Generator status-badge

The "Clock Generator" generates up to three different clock signals between 15kHz and 162MHz.

Though, the board is not limited to this, it is designed to also be usable for other applications.


The board is populated with an ATmega328p, an LCD and its backlight driver, a rotary encoder which is also a push button and is powered via mini USB. The TWI port of the ATmega interfaces the Si5351 which is also driven from VCC and GND, a pin breakout for all unused pins and some more VCC and GND pins as well as an ICSP header.

The general supply voltage behind the LDO regulator is 3.3V

Note that in the PCB layout the display and the rotary encoder are placed on the backside of the PCB.


The Atmega328p is programmable via the ICSP header and is the center piece of the board. All free pins can be used with J3 and the TWI with J4.


Breakout (J3)
Pin left ATmega328p ATmega328p Pin right
1 +3.3V +3.3V 2
3 PC1 PD2 4
5 PC2 PD3 6
7 PC3 PD4 8
9 PD0 PD6 10
11 PD1 PD7 12
13 GND GND 14
TWI (J4)
Pin Signal
1 +3.3V


The Si5351 is capable of generating three 8kHz to 160MHz clock signals.

Internally, the Si5351 consists out of two phase locked loops which feed three parallel and independently configurable clock synthesizers.


The DOGS102 graphic LCD module is controlled by SPI (Serial Peripheral Interface) and the RST (reset) and CD (control data/display data) pins. The contrast can be configured on the setup screen and its value is stored in the EEPROM (Electrically Erasable Programmable Read-Only Memory) of the ATmega.


To drive the backlight, the Timer/Counter0 from the ATmega are used to generate a PWM (Pulse Width Modulation) signal. This enables the backlight to be variably bright. The brightness can also be configured on the setup screen, and is stored inside the EEPROM.

Rotary Encoder

To control the Clock Generator a single rotary encoder which is also a push button is used.


To flash the firmware, connect the ICSP pins of the board to the programmer and inside the firmware directory simply run cargo make --profile release all. This compiles the firmware with the release profile, burns the fuses, writes the default configuration values to the EEPROM and flashes the firmware.