A clock generator (Si5351) controlled by an ATmega328p.
Find a file
finga 0065fb630f Generate a PWM signal for the display
Generate a variable duty cycle PWM signal for the dimmable display
backlight at a frequency of 1.25kHz.

For demo und testing purposes PD5 is currently fading between 0 and
100%.
2021-02-19 15:46:36 +01:00
firmware/src Generate a PWM signal for the display 2021-02-19 15:46:36 +01:00
.gitignore Generate a PWM signal for the display 2021-02-19 15:46:36 +01:00