A clock generator (Si5351) controlled by an ATmega328p.
finga
0065fb630f
Generate a variable duty cycle PWM signal for the dimmable display backlight at a frequency of 1.25kHz. For demo und testing purposes PD5 is currently fading between 0 and 100%. |
||
---|---|---|
firmware/src | ||
.gitignore |