finga/clock_generator
1
0
Fork 0
Code Issues Pull requests Projects Releases Wiki Activity
8 commits 1 branch 0 tags 516 KiB
Commit graph

4 commits

Author SHA1 Message Date
finga
727f89eeb0 Basic state handling 
Prepare for handling of different screens and their states and add a
minimal menu.
 2021-09-08 14:53:29 +02:00
finga
cec207984a Improve make file 
Adapt to new programmer and use variables for the clean target.
 2021-09-08 13:59:38 +02:00
finga
7f7d7b628a Interact with the display 
Enable the SPI bus to configure the display and program its ram. For
that the fastest available SPI clock is used. To configure the display
a minimal config is used which is not identical but similar to the
displays datasheet. The display can only be filled columnwise so far.
 2021-02-27 02:26:57 +01:00
finga
0065fb630f Generate a PWM signal for the display 
Generate a variable duty cycle PWM signal for the dimmable display
backlight at a frequency of 1.25kHz.

For demo und testing purposes PD5 is currently fading between 0 and
100%.
 2021-02-19 15:46:36 +01:00