finga/clock_generator
1
0
Fork 0
Code Issues Pull requests Projects Releases Wiki Activity
clock_generator/.gitignore

4 lines
16 B
Plaintext
Raw Normal View History

Generate a PWM signal for the display Generate a variable duty cycle PWM signal for the dimmable display backlight at a frequency of 1.25kHz. For demo und testing purposes PD5 is currently fading between 0 and 100%.
2021-02-18 22:00:24 +01:00
*.o
*.elf
*.hex
Reference in a new issue Copy permalink